#0703

					#0101				311CCL _1	
			U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE		ATTY. DOCKET NO. 30022/US/2	I -		APPLICATION NO. Not Yet Assigned		
INEC)RM.	ATION DISCLOSU	RE STATEM	ENT	APPLICANT(S) Sion C. Quinlan and	Tim J		10/63		'2_
(Use several sheets if necessary)					FILING DATE		GROU	coup art unit 7879 of Yet Assigned		
					Concurrently Herewith			1 CL ASSAGE	, iled	
			U.S.	PATENT I	DOCUMENTS					
*EXAMINER INITIAL		DOCUMENT NUMBER	DATE		NAME CLASS		\ss	SUBCLASS		DATE OPRIATE
El	AA	5,975,958	11-02-99	Weidler		439		620		
EC	AB	6,021,499	02/01/00	Aleshi		713		300		
58	AC	6,023,202	02-08-00	Hill		333		24		·
EP	AD	6,109,971	08-29-00	Vadlakon	da	439		620		
20	AE	6,124,756	09-26-00	Yaklin et	al.	327		564	·	
20	AF	6,147,542	11-14-00	Yaklin		327		344		
21	AG	6,249,171 B1	06-19-01	Yaklin et	al.	327		382		
			FORE	GN PATE	NT DOCUMENTS					
		DOCUMENT NUMBER	DATE		COUNTRY	CLASS		SUBCLASS	TRANS	LATION
EP.	АН	00/45420	08/03/00	wo		ļ			YES	NÓ
EV	Al	0 801 468 A2	10/15/97	EP		<u> </u>				<u> </u>
				-	Author, Title, Date, Pertinent Po					
SP	Al-sarawi, Said F., "Wire Bonded Stacked Chips," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node35," January 25, 2002,									
2/	AK	pp. 1-2 Al-sarawi, Said F., "Blind Castellation Interconnection," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node44," January 25, 2002, p. 1								
SP	AL	Al-sarawi, Said F., "Silicon Efficiency," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node20," January 25, 2002,								
51	AM	pp. 1-2 Al-sarawi, Said F., "Delay," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node22," January 25, 2002, p. 1								
EXAMIN	ER		2		DATE CONSIDERED					
		5.10 11	11		2	15		2		

Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in

conformance and not considered. Include copy of this form with next communication to applicant(s).

* EXAMINER:

FORM PTO-1449 (REV.7-80) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO. 30022/US/2

APPLICATION NO.

Not Yet Assigned

APPLICANT(S)

10/631, 342

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Sion C. Quinlan and Tim J. Bales
FILING DATE GROUP ART UNIT

Concurrently Herewith

Not Yet Assigned 2626

		OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)						
Sp	AN	Al-sarawi, Said F., "Noise," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node23," January 25, 2002, p. 1						
20	AO	Al-sarawi, Said F., "Power Consumption," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node24," January 25, 2002, p. 1						
SP	AP	Al-sarawi, Said F., "Speed," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node25," January 25, 2002, p. 1						
Sp	AQ	Al-sarawi, Said F., "Interconnect Capacity," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node26," January 25, 2002, pp. 1-2						
SC	AR	Al-sarawi, Said F., "Interconnection Capacity Between Packaging Levels," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node27," January 25, 2002, p. 1						
21	AS	Al-sarawi, Said F., "Stacked Tape Carrier," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node30," January 25, 2002, p. 1						
21	AT	Al-sarawi, Said F., "Solder Edge Conductors," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node31," January 25, 2002, pp. 1-2						
50	ΑU	Al-sarawi, Said F., "Thin Film Conductors on Face-of-a-Cube," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node32," January 25, 2002, pp. 1-2						
H	AV	Al-sarawi, Said F., "An Interconnection Substrate Soldered to the Cube Face," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node33," January 25, 2002, pp. 1-2						
EXAMINE	ER	Sa Rut DATE CONSIDERED 3-15-05						
* EXAMIN	ER:	Initial if reference considered, whether or not criteria is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant(s).						

FORM PTO-1449 (REV.7-80) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

APPLICATION NO.

APPLICATION NO.

Not Yet Assigned

APPLICANT(5)

/6/631,342

INFORMATION DISCLOSURE STATEMENT

(Use several sheets if necessary)

Sion C. Quinlan and Tim J. Bales

FILING DATE
Concurrently Herewith
Concurrently Herewith
Concurrently Herewith

2826

		OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.)
Sp	AW	Al-sarawi, Said F., "Folded Flex Circuits," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node34," January 25, 2002, p. 1
58	AX	Al-sarawi, Said F., "Area Interconnection Between Stacked ICs," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node36," January 25, 2002, p. 1
58	AY	Al-sarawi, Said F., "Flip-chip Bonded Stacked Chips Without Spacers," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node37," January 25, 2002, p. 1
50	ΑZ	Al-sarawi, Said F., "Flip-chip Bonded Stacked Chips With Spacers," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node38," January 25, 2002, p. 1
51	ВА	Al-sarawi, Said F., "Microbridge Springs and Thermomigration Vias," Centre for High Performance Integrated Technologies and Systems (CHIPTEC), March, 1997, obtained from website "http://www.eleceng.adelaide.edu.au/Personal/alsarawi/Packaging/node39," January 25, 2002, p. 1
28	ВВ	Agere Systems – About 1394, "1394 – The High-Speed Serial Interface for All the Right Reasons/1394 Driver Support," obtained from website http://www.agree.com/1394/about.html," January 25, 2002, p. 1
21	ВС	Press Release Tuesday October 17, 2000, "Lucent Technologies introduces low-power IEEE-1394A chip for high-speed connection between PCs and consumer electronic devices," obtained from website http://www.lucent.com/press/1000/001017.mea.html," January 25, 2002, pp. 1-3
21	BD	1394 Trade Association: Technology, "1394 Technology," obtained from website http://www.1394ta.org/Technology/," January 25, 2002, p. 1
St	BE	1394 Trade Association: Technology, "An Introduction to the Instrument and Industrial Control Protocol," obtained at website http://www.1394ta.org/Download/Technology/iicpPaper2.pdf," January 25, 2002, 6 pages
28	BF	Apple Computer, Inc., "Firewire Technology Fact Sheet," obtained at website "http://a772.g.akamai.net/7/772/51/f7f756ae8e5bf0/www.apple.com/firewire/pdf/FireWireFS-b.pdf", March 13, 2002, pp. 1-4
20	ВG	McMunn, Lee James, "The Physical Layer," obtained at website "http://www.awstevenson.demon.co.uk/SYSNOTES/physic.htm," March 12, 2002, pp. 1-2
Sl	вн	Willis, P. J., "Communication Protocols," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/chapter2_6.html," August 17, 2001, p. 1

FORM PTO-1449 U.S. DEPARTMENT OF COMMERCE (REV.7-80) PATENT AND TRADEMARK OFFICE		****	ATTY. DOCKET NO. 30022/US/2	APPLICATION NO. Not Yet Assigned			
INFORMATION DISCLOSURE STATEMENT			APPLICANT(S) Sion C. Quinlan and Tim J. Bales				
		(Use several sheets if necessary)	FILING DATE Concurrently Herewith	GROUP ART UNIT 2826 Not Yet Assigned			
51	Bi	Willis, P. J., "The OSI Model," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/sections2_6_1.html," August 17, 2001, p.1					
20	BJ	Willis, P. J., "Physical Layer," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/subsection2_6_1_1.html," August 17, 2001, p. 1					
50	вк	Willis, P. J., "Data Link Layer," obtaine "http://www.maths.bath.ac.uk/~pjw/NO 2001, p.1	d at website TES/networks/subsection2_	6_1_2.html," August 17,			
21	BL	Willis, P. J., "Network Layer," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/subsection2_6_1_3.html," August 17, 2001, p.1					
20	ВМ	Willis, P. J., "The Physical Layer," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/section2_7_1.html," August 17, 2001, pp. 1-2					
50	BN	Willis, P. J., "The Datalink Layer," obtained at website "http://www.maths.bath.ac.uk/~pjw/NOTES/networks/section2_7_2.html," August 17, 2001, pp. 1-2					
58	во	Embedded Systems Programming, "Fundamentals of Firewire," obtained at website "http://www.embedded.com/1999/9906/9906feat2.htm," August 28, 2001, pp. 1-14					
51	ВР	Microprocessor and Microcomputer Standards Committee of the IEEE Computer Society, "P1394a Draft Standard for a High Performance Serial Bus (Supplement)," The Institute of Electrical and Electronics Engineers, Inc., June 30, 1999, pp.1-27					
50	ВQ	Lucent Technologies, Inc., "IEEE 1394 Isolation," Application Note, November 1998, obtained at website "http://www.agere.com/1394/docs/AP98074-01.pdf," pp. 1-16					
EXAMINI	ER	Sun fux	DATE CONSIDERED 3-15-6	55			
* EXAMIN	ER:	Initial if reference considered, whether or not criteria is in co-		rough citation if not in			

FORM PTO-(REV.7-80) SCLOSURE STATEMENT

(Use several sheets if necessary)

U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE

30022/US/2 (500986.03)

APPLICATION NO. 10/631,342

APPLICANT(S)

Sion C. Quinlan and Tim J. Bales

FILING DATE

GROUP ART UNIT 2826

July 30, 2003 Not yet assigned U.S. PATENT DOCUMENTS FILING DATE SUBCLASS *EXAMINER DOCUMENT NUMBER DATE NAME CLASS INITIAL IF APPROPRIATE 361 321 Lauffer et al. 5,027,253 06/25/91 ΑB AC AD ΑF ΑH FOREIGN PATENT DOCUMENTS COUNTRY **CLASS** SUBCLASS TRANSLATION' DOCUMENT NUMBER DATE YES NO ΑK ΑL AM AN ΑO OTHER PRIOR ART (Including Author, Title, Date, Pertinent Pages, Etc.) IBM Technical Disclosure Bulletin NN8712167, "Decoupling Capacitor Structure to Reduce FET Output Driver Switching Noise", December 1, 1987, pages 167-168. IBM Technical Bulletin NN85014857, "Clipped Decoupled Twin-Carrier Module for IC Memory Chips", January 1, 1985, page numbers 4857-4858. **EXAMINER** DATE CONSIDERED

Sheet 1 of 1

FORM PTO-1449 (REV.7-80) U.S. DEPARTMENT OF COMMERCE PATENT AND TRADEMARK OFFICE ATTY. DOCKET NO. 500986.03 APPLICANT(S) OSURE STATEMENT

(Use several sheets if necessary)

APPLICATION NO. 10/631,342

Sion C. Quinlan and Tim J. Bales

FILING DATE

GROUP ART UNIT

					30, 2003	28:	2829 2826				
			U.S	. PATENT DOCU	MENTS						
*EXAMINER INTTIAL		DOCUMENT NUMBER	DATE	NAM	E	CLASS	SUBCLASS	FILING			
as	AA	5,068,708	11/26/91	Newman		257	668	IF APPRO	OPRIATE .		
40		3,008,708	11/20/91	Idewillan		257	1000				
· · · · ·	AB					 			<u> </u>		
	AC						<u> </u>				
	AD]								
	AE				*	-	 				
	AF	<u> </u>	 			ļ			·		
	AG			:							
	АН					ļ					
	· AI										
	AJ										
			FORE	IGN PATENT DO	CUMENTS						
		DOCUMENT NUMBER	DATE	COUNT	TRY	CLASS	SUBCLASS	TRANSLATION			
				<u> </u>		ļ		YES	NO		
	AK								 		
•	AL		·								
	AM						<u> </u>				
	AN								,		
	AO										
	1	ОТНЕ	R PRIOR A	RT (Including Author, T	isla Data Partinant P	acce Fig.)	I	ll			
		O T T T	ACT RION A	TT (melading Aumor, 1)	ne, Duie, rerineni r	uges, Etc.)	·				
	AP										
									÷		
	AQ										
EXAMINE	AR			T 75.477	00)100000						
EVVINIIAE	SK.	ER		DATE	CONSIDERED	3/15/	105				
* EXAMIN	ER:	Initial if reference consider	red, whether or no	t criteria is in conformance	with MPEP 609. Dra	w line through c	itation if not in				
		conformance and not consi	aerea. Include co	py of this form with next co	mmunication to appl	icant(s).					